



Preliminary

CANTUS

- Analog Digital Converter -

32bits EISC Microprocessor CANTUS

Ver 1.0
December 24, 2009

Advanced Digital Chips Inc.

History

2009-12-24 Created Preliminary Specification

CANTUS Evaluation Board Application Note : #0008 AnalogDigitalConverter

©Advanced Digital Chips Inc.

All right reserved.

No part of this document may be reproduced in any form without written permission from Advanced Digital Chips Inc.

Advanced Digital Chips Inc. reserves the right to change in its products or product specification to improve function or design at any time, without notice.

Office

8th Floor, KookMin 1 Bldg.,
1009-5, Daechi-Dong, Gangnam-Gu, Seoul, 135-280, Korea
Tel : + 82-2-2107-5800
Fax : + 82-2-571-4890
URL : <http://www.adc.co.kr>

– Table of Contents –

1	SUMMARY	6
2	REGISTER SET	7
2.1	REGISTER SET FLOW CHART	7
2.2	POWER MANAGEMENT CONTROL ENABLE REGISTER	8
2.3	SPECIAL CLOCK GATING CONTROL REGISTER	8
2.4	CLOCK CONTROL REGISTER	9
2.5	VOICE CODEC CONTROL REGISTER	10
2.6	VOICE CODEC POWER REGISTER	10
2.7	VOICE CODEC DAC DATA REGISTER	11
2.8	VOICE CODEC ADC DATA REGISTER	11
3	FUNCTION SET	12
3.1	FUNCTION SET FLOW CHART	12
3.1.1	<i>Voice Codec Clock Setting</i>	13
3.1.2	<i>Voice Codec ADC Setting</i>	13
3.1.3	<i>Read Voice ADC Data</i>	13
4	POINT THIS NOTE	14

– List of Figures –

그림 2-1 Register Set Flow Chart..... 7
그림 3-1 Function Set Flow Chart 12

– List of Tables –

<i>⌘</i> 2-1 Power Management Control Enable Register (PMCTRLLEN).....	8
<i>⌘</i> 2-2 Special Clock Gating Control Register (SCLKGATE).....	8
<i>⌘</i> 2-3 Clock Control Register (CLKCTRL).....	9
<i>⌘</i> 2-4 Voice Codec Control Register (VOICECTRL).....	10
<i>⌘</i> 2-5 Voice Codec Power Register (VOICEPW).....	10
<i>⌘</i> 2-6 Voice Codec DAC Data Register (VOICEDAC).....	11
<i>⌘</i> 2-7 Voice Codec ADC Data Register (VOICEADC).....	11

1 Summary

이 문서는 CANTUS SDK의 ADC에 대한 Application Note이다.

CANTUS는 14-Bit Voice Codec을 ADC로 사용하여 외부 Analog입력을 Digital로 변환할 수 있다. 본 문서는 14-Bit Voice Codec을 ADC로 사용하기 위한 과정을 설명한다.

- CANTUS Voice Codec은 CANTUS Datasheet “20 14-BIT Voice Codec”을 참조하라.

2 Register Set

2.1 Register Set Flow Chart

CANTUS의 Voice Codec을 사용하기 위해선 다음과 같은 순서로 Register를 설정한다.




그림 2-1 Register Set Flow Chart

2.2 Power Management Control Enable Register

표 2-1 Power Management Control Enable Register (PMCTRLLEN)

Address : 0x8002_0424

Bit	R/W	Description	Default Value
31 : 9	R	Reserved	-
8	R/W	HALTEN : HALT Process Enable bit 0 : Disable 1: Enable	0
7	R/W	RSTWEN : RSTCTRL Register Write Enable bit 0 : Disable 1: Enable	0
6	R/W	SGWEN : SCLKGATE Register Write Enable bit 0 : Disable 1: Enable	0
5	R/W	PGWEN : PCLKGATE Register Write Enable bit 0 : Disable 1: Enable	0
4	R/W	HGWEN : HCLKGATE Register Write Enable bit 0 : Disable 1: Enable	0
3	R/W	WUKWEN : WUKCTRL Register Write Enable bit 0 : Disable 1: Enable	0
2	R/W	Reserved	0
1	R/W	CLKWEN : CLKCTRL Register Write Enable bit 0 : Disable 1: Enable	0
0	R/W	PLLWEN : PLLCTRL Register Write Enable bit 0 : Disable 1: Enable	0

*** For write access to all other registers, the appropriate bits of this register must be set to 1.
PMCTRLLEN 레지스터의 해당비트가 "1"로 설정되어 있어야 전원과 클럭을 제어할 수 있다.

2.3 Special Clock Gating Control Register

표 2-2 Special Clock Gating Control Register (SCLKGATE)

Address : 0x8002_0418

Bit	R/W	Description	Default Value
31 : 3	R	Reserved	-
2	R/W	IMCLKEN : I2S and Voice Codec Clock Enable bit 0 : Disable 1 : Enable	0
1	R/W	USB12EN : USB12M Clock Enable bit 0 : Disable 1 : Enable	0
0	R/W	USB48EN : USB48M Clock Enable bit 0 : Disable 1 : Enable	0

*** This register is accessed by setting the SGWEN bit in the PMCTRLLEN register to 1.

2.4 Clock Control Register

표 2-3 Clock Control Register (CLKCTRL)

Address : 0x8002_0404

Bit	R/W	Description	Default Value
31 : 7	R	Reserved	-
6 : 4	R/W	PRESEL : MAIN Clock Pre-scaler for HCLK Clock 000 : MAIN Clock 001 : MAIN Clock / 2 010 : MAIN Clock / 4 011 : MAIN Clock / 8 100 : MAIN Clock / 16 101 : MAIN Clock / 1024 11x : MAIN Clock	0
3	R/W	IMCLKSEL : Clock Source Selection bit for I2S and Voice Codec 0 : MOSC Clock 1 : EXTCLK(#34)	0
2	R/W	UCLKSEL : USB Clock Source Selection bit 0 : MAIN Clock / 2 (if MAIN Clock is 96MHz) 1 : MAIN Clock (if MAIN Clock is 48MHz)	0
1	R/W	PCLKSEL : PCLK Clock Source Selection bit 0 : HCLK Clock / 2 1 : HCLK Clock	0
0	R/W	MAINSEL : MAIN Clock Source Selection bit 0 : MOSC Clock 1 : PLL Clock	0

*** This register is accessed by setting the CLKWEN bit in the PMCTRL register to 1.

2.5 Voice Codec Control Register

표 2-4 Voice Codec Control Register (VOICECTRL)

Address : 0x8002_2400

Bit	R/W	Description	Default Value
31 : 3	R	Reserved	-
2	R/W	Data Select 0 : CPU Data 1 : I2S Data	0
1	R/W	Interrupt Enable 0 : Disable 1 : Enable	0
0	R/W	Voice Codec Enable 0 : Disable 1 : Enable	0

2.6 Voice Codec Power Register

표 2-5 Voice Codec Power Register (VOICEPW)

Address : 0x8002_2404

Bit	R/W	Description	Default Value
31 : 8	R	Reserved	-
7 : 5	R/W	ADC Input Select bits 000 : VGA 001 : AIN1 010 : AIN2 011 : AIN3 1xx : Reserved	000
4	R/W	DAC Mute Control bit 0 : Mute On 1 : Mute Off	0
3	R/W	Reference Power Control bit 0 : Power Off 1 : Power On	0
2	R/W	DAC Power Control bit 0 : Power Off 1 : Power On	0
1	R/W	ADC Power Control bit 0 : Power Off 1 : Power On	0
0	R/W	Voice Codec Reset 0 : Reset 1 : Release	0

*** Power-On Sequence

- Reference Power On → Time interval → ADC Power On → DAC Power On
(Reference Power On 이후에 일정시간(Time interval)의 안정화 시간이 필요하다.)

*** Power-Off Sequence

- ADC Power Off → DAC Power Off → Reference Power Off

*** DAC Mute Function

- If the MUTE Control bit is 'On', DAC output is muted and go analog ground level. To decrease the click and pop noise, forcing the zero data input during over 10Fs cycle before MUTE on.

2.7 Voice Codec DAC Data Register

⌘ 2-6 Voice Codec DAC Data Register (VOICEDAC)

Address : 0x8002_2408

<i>Bit</i>	<i>R/W</i>	<i>Description</i>	<i>Default Value</i>
31 : 14	R	Reserved	-
13 : 0	W	DAC 14-bit Data (2's Complement Format)	-

2.8 Voice Codec ADC Data Register

⌘ 2-7 Voice Codec ADC Data Register (VOICEADC)

Address : 0x8002_240C

<i>Bit</i>	<i>R/W</i>	<i>Description</i>	<i>Default Value</i>
31 : 14	R	Reserved	-
13 : 0	R	ADC 14-bit Data (2's Complement Format)	0x0000

3 Function Set

3.1 Function Set Flow Chart




그림 3-1 Function Set Flow Chart

3.1.1 Voice Codec Clock Setting

CANTUS가 Reset 되면 Voice Codec을 위한 IMCLK가 Disable된 상태이다. IMCLK를 Enable하기 위해 다음과 같이 진행한다.

```
*R_PMCTRLLEN |= PMCTRL_SCLK_GATE_EN;
*R_SCLKGATE |= SCLK_GATE_MCLK_EN;
*R_CKR      &= (~CKR_MCLK_CAP);
*R_PMCTRLLEN = 0;
```

위와 같이 설정하면 CANTUS EVM의 MOSC Clock을 IMCLK로 사용하여 Voice Codec에 Clock을 공급한다.

CANTUS의 전원과 Clock을 변경하기 위해서는 Power Management Control Enable Register(PMCTRLLEN)의 해당 비트가 '1'로 설정되어 있어야 한다.

3.1.2 Voice Codec ADC Setting

Voice Codec을 ADC로 사용하기 위해서는 Analog 입력 단을 선택하고 Reference Power Control bit를 '1'로 설정하여야 한다. 과정은 아래와 같다.

*** Power-On Sequence

- Reference Power On → Time interval → ADC Power On → DAC Power On
(Reference Power On 이후에 일정시간(Time interval)의 안정화 시간이 필요하다.)

*** Power-Off Sequence

- ADC Power Off → DAC Power Off → Reference Power Off

```
*R_VOICECON=0;
*R_VOICEPWD = VOICEPWD_REF_ON | VOICEPWD_AIN1;
delayms(100);
*R_VOICEPWD |= ( VOICEPWD_ADC_ON);
delayms(10);
*R_VOICEPWD |= VOICEPWD_RESET;
*R_VOICECON=VOICECON_EN;
```

3.1.3 Read Voice ADC Data

ADC가 완료되면 Voice Codec ADC Data Register에서 값을 읽어 저장한다. 이때 Register에 저장된 값은 2의 보수 형태 이므로 이를 변환하기 위한 과정이 필요하다. 아래는 Register에서 값을 읽어 변환 후 출력하는 예이다.

```
debugprintf("Result = %08x \r\n",*R_VOICEADC^0x2000);
```



Vmax와 Vmin 사이 값 이외 전압을 인가할 경우 ADC의 동작을 보증할 수 없으며, CANTUS가 데미지를 입을 수 있음에 주의 하라.

Vmax와 Vmin은 Analog Virtual Ground(1.65V)기준으로 +1/-1V 이다.

4 Point This Note

- CANTUS의 Voice Codec을 사용하기 위해선 IMCLK가 필요하다.
- CANTUS의 Voice Codec은 Analog Virtual Ground(1.65V)를 기준으로 +1/-1V의 Voltage Range를 가지며 Digital code는 14-bit 2' s complement이다.