

ADChips® AE32000 Instruction Set Quick Reference Card

Key to Tables			
%Rc	Shift count register (GPR)	<label>	Assembler label
%Ri	Index register (GPR)	/	Exclusively used
%Rs	Source register (GPR)		Concatenation
%Rd	Destination register (GPR)	@unit	at unit
imm	Immediate value (Maximum 32bit)	C	Carry flag
imm#	Immediate value (Maximum #bit)	[address]	32bit data from address

Operation		V	Assembler	SR Mod.	Action
Move	Move with add from GPR to MH from GPR to ML from MH to GPR from ML to GPR		MOV %Rs, %Rd LEA (%Rs/%SP, imm), %Rd/%SP MTMH %Rs MTML %Rs MFMH %Rd MFML %Rd		%Rd = %Rs %Rd/%SP = %Rs/%SP + imm %MH = %Rs %ML = %Rs %Rd = %MH %Rd = %ML
Arithmetic	Add with short immediate with carry Subtract with carry Multiply accumulate unsigned Count leading zero Count leading one		ADD %Rs/imm, %Rd ADDQ imm5, %Rd ADC %Rs/imm, %Rd SUB %Rs/imm, %Rd SBC %Rs/imm, %Rd MUL %Rs/imm, %Rd MAC %Rs1/imm, %Rs2 MULU %Rs/imm, %Rd CNT0 %Rs CNT1 %Rs	C Z S V C Z S V C Z S V C Z S V C Z S V Z Z	%Rd = %Rd + %Rs/imm %Rd = %Rd + imm_5 %Rd = %Rd + %Rs/imm + C %Rd = %Rd - %Rs/imm %Rd = %Rd - %Rs/imm - C %MH %ML = %Rs * %Rd, %Rd = %ML %MH %ML = (%Rs1 * %Rs2) + %MH %ML %MH %ML = unsigned(%Rs * %Rd), %Rd = %ML %R0 = number of leading zeroes in %Rs %R0 = number of leading ones in %Rs
Logical	Test AND OR XOR NOT		TST %Rs1/imm, %Rs2 AND %Rs/imm, %Rd OR %Rs/imm, %Rd XOR %Rs/imm, %Rd NOT %Rd	Z S Z S Z S Z S Z S	Update SR flag on %Rs1 AND %Rs2 %Rd = %Rd AND %Rs/imm %Rd = %Rd OR %Rs/imm %Rd = %Rd XOR %Rs/imm %Rd = bit inverse(%Rd)
Compare	Compare with short immediate		CMP %Rs1/imm, %Rs2 CMPQ imm5, %Rs	C Z S V C Z S V	Update SR flag on %Rs2 - %Rs1 Update SR flag on %Rs - imm5
Shift	Arithmetic shift right Logical shift right Arithmetic shift left Set shift left		ASR %Rc/imm_5, %Rd LSR %Rc/imm_5, %Rd ASL %Rc/imm_5, %Rd SSL %Rc/imm_5, %Rd	C Z S C Z S C Z S C Z S	{(%Rc/imm_5)(Sign(%Rd)), %Rd >> (%Rc/imm_5)} {(%Rc/imm_5)(0), %Rd >> (%Rc/imm_5)} {%Rd << (%Rc/imm_5), (%Rc/imm_5)(0)} {%Rd << (%Rc/imm_5), (%Rc/imm_5)(1)}
Format Conversion	Extension from byte to word Extension from short to word Convert from word to byte Convert from word to short		EXTB %Rd EXTS %Rd CVB %Rd CVS %Rd	Z S Z S Z S Z S	SignExtent(%Rd[7:0]) SignExtent(%Rd[15:0]) %Rd = %Rd AND 0xff %Rd = %Rd AND 0xffff
SR control	Set a bit in SR Clear a bit in SR		SET imm_4 CLR imm_4		SR.bit<imm_4> = 1 depend on processor mode SR.bit<imm_4> = 0 depend on processor mode
Synchronize			SYNC		Synchronize for critical section handle
Halt			HALT imm_4		Halt for low power

ADChips® AE32000 Instruction Set Quick Reference Card

Operation		V	Assembler	SR Mod.	Action
Branch	Jump and link on overflow clear on overflow set on sign clear / positive or zero on sign set / negative on non-zero / not equal on zero / equal on carry clear / unsigned higher or equal on carry set / unsigned lower on signed greater on signed less on signed greater or equal on signed less or equal on unsigned higher on unsigned lower or equal register indirect register indirect and link to link register		JMP <label> JAL <label> JNV <label> JV <label> JP <label> JM <label> JNZ <label> JZ <label> JNC <label> JC <label> JGT <label> JLT <label> JGE <label> JLE <label> JHI <label> JLS <label> JR %Rs JALR %Rs JPLR		PC = address of <Label> LR = PC, PC = address of <Label> if (V == 0) PC = address of <Label> if (V == 1) PC = address of <Label> if (S == 0) PC = address of <Label> if (S == 1) PC = address of <Label> if (Z == 0) PC = address of <Label> if (Z == 1) PC = address of <Label> if (C == 0) PC = address of <Label> if (C == 1) PC = address of <Label> if ((Z+S^V) == 0) PC = address of <Label> if ((S^V) == 1) PC = address of <Label> if ((S^V) == 0) PC = address of <Label> if ((Z+S^V) == 1) PC = address of <Label> if ((C+Z) == 0) PC = address of <Label> if ((C+Z) == 1) PC = address of <Label> PC = %Rs LR = PC, PC = %Rs PC = LR
Load	Word Byte signed Half word (short) signed		LD (%Ri/%SP, imm), %Rd LDBU (%Ri/%SP, imm), %Rd LDB (%Ri/%SP, imm), %Rd LDSU (%Ri/%SP, imm), %Rd LDS (%Ri/%SP, imm), %Rd		%Rd = [%Ri/%SP + imm] %Rd = ZeroExtent[Byte from (%Ri/%SP + imm)] %Rd = SignExtent[Byte from (%Ri/%SP + imm)] %Rd = ZeroExtent[Short from (%Ri/%SP + imm)] %Rd = SignExtent[Short from (%Ri/%SP + imm)]
Load Multiple	Pop		POP <reg list>		while (all regs in reg list is popped) <lower num unpopped register in reg list> = [%SP], SP = SP + 4
Soft preload	Instruction prefetch Data prefetch		PREFI <label> PREFD %Ri		Memory(cache) may prepare to fetch from address of <label> Memory(cache) may prepare to load from address
Store	Word Byte Half word (short)		ST %Rs, (%Ri/%SP, imm) STB %Rs, (%Ri/%SP, imm) STS %Rs, (%Ri/%SP, imm)		[%Ri/%SP + imm] = %Rs [%Ri/%SP + imm][7:0] = %Rs[7:0] [%Ri/%SP + imm][15:0] = %Rs[15:0]
Store Multiple	Push		PUSH <reg list>		while (all regs in reg list is popped) [%SP = %SP - 4] = <higher num unpushed register in reg list>
Coprocessor	Instruction Move to GPR from coproc Move to coproc from GPR		CPCMD coprocessor command MVFC %Rs@CP MVTC %Rd@CP		Send instruction(imm) to coprocessor %R0 = %Rs@CP %Rd@CP = %R0
Polling	Load Store Check status bit in copoc Exception on coprocessor status		LDC (%R0/%SP, imm), %Rd@CP STC %Rs@CP, (%R0/%SP, imm) GETC imm_4 EXEC imm_4	Z Z	%Rd@CP = [%R0/%SP + imm] [%R0/%SP + imm] = %Rs@CP SR.zero_flag = %SR.bit<imm_4>@CP if (SR.zero_flag = %SR.bit<imm_4>@CP) CPEXEC occur
Soft Interrupt	Software Interrupt		SWI imm_4		Software interrupt processor exception
Breakpoint			BRKPT		Prefetch abort and enter debug state

* All immediate values use signed number except Shift Operations, SET, CLR, HALT, SWI and GETC/EXEC.