

# ADChips® AE32000 Instruction Set Quick Reference Card

Key to Tables	
%Rc	Shift count register (GPR)
%Ri	Index register (GPR)
%Rs	Source register (GPR)
%Rd	Destination register (GPR)
imm	Immediate value (Maximum 32bit)
imm#	Immediate value (Maximum #bit)

<label>	Assembler label
/	Exclusively used
	Concatenation
@unit	at unit
C	Carry flag
[address]	32bit data from address

Operation	V	Assembler	SR Mod.	Action	T	L	LD	E
<b>Move</b>		MOV %Rs, %Rd LEA (%Rs/%SP, imm), %Rd/%SP MTMH %Rs MTML %Rs MFMH %Rd MFML %Rd MTMRE %Rs MFMRE %Rd MTCR0 %Rs MTCR1 %Rs MFCR0 %Rd MFCR1 %Rd LDI imm, %Rd		%Rd = %Rs %Rd/%SP = %Rs/%SP + imm %MH = %Rs %ML = %Rs %Rd = %MH %Rd = %ML %MRE = %Rs %Rd = %MRE %CR0 = %Rs %CR1 = %Rs %Rd = %CR0 %Rd = %CR1 %Rd = imm				
<b>Arithmetic</b>		ADD %Rs/imm, %Rd ADDQ imm5, %Rd ADC %Rs/imm, %Rd SUB %Rs/imm, %Rd SBC %Rs/imm, %Rd	C Z S V C Z S V C Z S V C Z S V C Z S V	%Rd = %Rd + %Rs/imm %Rd = %Rd + imm_5 %Rd = %Rd + %Rs/imm + C %Rd = %Rd - %Rs/imm %Rd = %Rd - %Rs/imm - C				
<b>Logical</b>		TST %Rs1/imm, %Rs2 AND %Rs/imm, %Rd OR %Rs/imm, %Rd XOR %Rs/imm, %Rd NOT %Rd	Z S Z S Z S Z S Z S	Update SR flag on %Rs1 AND %Rs2 %Rd = %Rd AND %Rs/imm %Rd = %Rd OR %Rs/imm %Rd = %Rd XOR %Rs/imm %Rd = bit inverse(%Rd)				
<b>Compare</b>		CMP %Rs1/imm, %Rs2 CMPQ imm5, %Rs	C Z S V C Z S V	Update SR flag on %Rs2 - %Rs1 Update SR flag on %Rs - imm5				
<b>Shift</b>		ASR %Rc/imm_5, %Rd LSR %Rc/imm_5, %Rd ASL %Rc/imm_5, %Rd SSL %Rc/imm_5, %Rd	C Z S C Z S C Z S C Z S	{(%Rc/imm_5)(Sign(%Rd)), %Rd >> (%Rc/imm_5)} {(%Rc/imm_5)(0), %Rd >> (%Rc/imm_5)} {%Rd << (%Rc/imm_5), (%Rc/imm_5)(0)} {%Rd << (%Rc/imm_5), (%Rc/imm_5)(1)}				
<b>Multiply</b>		MUL %Rs/imm, %Rd MAC %Rs1/imm, %Rs2 MULU %Rs/imm, %Rd		%MH %ML = %Rs * %Rd, %Rd = %ML %MH %ML = (%Rs1 * %Rs2) + %MH %ML %MH %ML = unsigned(%Rs * %Rd), %Rd = %ML				

<b>Misc</b>	Extension from byte to word Extension from short to word Convert from word to byte Convert from word to short Count leading zero Count leading one	EXTB %Rd EXTS %Rd CVB %Rd CVS %Rd CNT0 %Rs CNT1 %Rs	Z S Z S Z S Z S Z Z	SignExtent(%Rd[7:0]) SignExtent(%Rd[15:0]) %Rd = %Rd AND 0xff %Rd = %Rd AND 0xffff %R0 = number of leading zeroes in %Rs %R0 = number of leading ones in %Rs		O	O	O	O
<b>DSP Acceleration</b>	MAC Word Short SIMD Byte SIMD Multiple Sum of Product (Short) Multiple Sum of Product (Byte) Saturate Add Word Short (signed) Short (unsigned) Byte (signed) Byte (unsigned) Unpack Short to high Short to low Byte from 0 to high Byte from 0 to low Byte from 1 to high Byte from 1 to low Byte from 2 to high Byte from 2 to low Byte from 3 to high Byte from 3 to low Average SIMD Short SIMD Byte Rotate Left Right Minimum Maximum Absolute Value Fixed Point Multiply Result Shift	MAC %Rs1/imm, %Rs2 MACS %Rs1/imm, %Rs2 MACB %Rs1/imm, %Rs2 MSOPS %Rs1/imm, %Rs2 MSOPB %Rs1/imm, %Rs2 SADD %Rs/imm, %Rd SADDs %Rs/imm, %Rd SADUS %Rs/imm, %Rd SADDB %Rs/imm, %Rd SADUB %Rs/imm, %Rd UNKHS %Rsrc_grp, %Rd UNKLS %Rsrc_grp, %Rd UNK0HS %Rsrc_grp, %Rd UNK0LS %Rsrc_grp, %Rd UNK1HS %Rsrc_grp, %Rd UNK1LS %Rsrc_grp, %Rd UNK2HS %Rsrc_grp, %Rd UNK2LS %Rsrc_grp, %Rd UNK3HS %Rsrc_grp, %Rd UNK3LS %Rsrc_grp, %Rd AVGS %Rs/imm, %Rd AVGB %Rs/imm, %Rd ROL imm, %Rd ROR imm, %Rd MIN %Rs/imm, %Rd MAX %Rs/imm, %Rd ABS %Rd MRS imm, %Rd		Reference AE32000-isa-rm_ko.pdf		X	X	O	O
<b>Branch</b>	Jump and link on overflow clear on overflow set on sign clear / positive or zero on sign set / negative on non-zero / not equal on zero / equal on carry clear / unsigned higher or equal on carry set / unsigned lower on signed greater on signed less on signed greater or equal	JMP <label> JAL <label> JNV <label> JV <label> JP <label> JM <label> JNZ <label> JZ <label> JNC <label> JC <label> JGT <label> JLT <label> JGE <label>		PC = address of <Label> LR = PC, PC = address of <Label> if (V == 0) PC = address of <Label> if (V == 1) PC = address of <Label> if (S == 0) PC = address of <Label> if (S == 1) PC = address of <Label> if (Z == 0) PC = address of <Label> if (Z == 1) PC = address of <Label> if (C == 0) PC = address of <Label> if (C == 1) PC = address of <Label> if ((Z+S^V) == 0) PC = address of <Label> if ((S^V) == 1) PC = address of <Label> if ((S^V) == 0) PC = address of <Label>		O	O	O	O

	on signed less or equal on unsigned higher on unsigned lower or equal register indirect register indirect and link to link register		JLE <label> JHI <label> JLS <label> JR %Rs JALR %Rs JPLR		if ((Z+S^V) == 1) PC = address of <Label> if ((C+Z) == 0) PC = address of <Label> if ((C+Z) == 1) PC = address of <Label> PC = %Rs LR = PC, PC = %Rs PC = LR					
<b>Load</b>	Word Byte signed Half word (short) signed Auto Incremental Pop		LD (%Ri/%SP, imm), %Rd LDBU (%Ri/%SP, imm), %Rd LDB (%Ri/%SP, imm), %Rd LDSU (%Ri/%SP, imm), %Rd LDS (%Ri/%SP, imm), %Rd LDAU CRNO, %Ri, %Rd POP <reg list>		%Rd = [%Ri/%SP + imm] %Rd = ZeroExtent[Byte from (%Ri/%SP + imm)] %Rd = SignExtent[Byte from (%Ri/%SP + imm)] %Rd = ZeroExtent[Short from (%Ri/%SP + imm)] %Rd = SignExtent[Short from (%Ri/%SP + imm)] %Rd = [%Ri + offset@CRNO] while (all regs in reg list is popped) <lower num unpopped register in reg list> = [%SP], SP = SP + 4		△	△	O	O
<b>Store</b>	Word Byte Half word (short) Auto Incremental Push		ST %Rs, (%Ri/%SP, imm) STB %Rs, (%Ri/%SP, imm) STS %Rs, (%Ri/%SP, imm) STAU CRNO, %Ri, %Rs PUSH <reg list>		[%Ri/%SP + imm] = %Rs [%Ri/%SP + imm][7:0] = %Rs[7:0] [%Ri/%SP + imm][15:0] = %Rs[15:0] [%Ri + offset@CRNO] = %Rs while (all regs in reg list is popped) [%SP = %SP - 4] = <higher num unpushed register in reg list>		△	△	O	O
<b>Coprocessor</b>	Instruction Move to GPR from coproc Move to coproc from GPR Load Store Check status bit in copoc Exception on coprocessor status		CPCMD coprocessor command MVFC %Rs@CP MVTC %Rd@CP LDC (%R0/%SP, imm), %Rd@CP STC %Rs@CP, (%R0/%SP, imm) GETC imm_4 EXEC imm_4	Z Z	Send instruction(imm) to coprocessor %R0 = %Rs@CP %Rd@CP = %R0 %Rd@CP = [%R0/%SP + imm] [%R0/%SP + imm] = %Rs@CP SR.zero_flag = %SR.bit<imm_4>@CP if (SR.zero_flag = %SR.bit<imm_4>@CP) CPEXEC occur		O	O	O	O
<b>NOP</b>	No Operation		NOP		Bubble Cycle instruction		O	O	O	O
<b>Soft Interrupt</b>	Software Interrupt		SWI imm_4		Software interrupt processor exception		O	O	O	O
<b>STEP</b>			STEP		Sing step debugging		X	O	O	X
<b>Halt</b>			HALT imm_4		Halt for low power		O	O	O	O
<b>Breakpoint</b>			BRKPT		Prefetch abort and enter debug state		X	O	O	X
<b>SR control</b>	Set a bit in SR Clear a bit in SR		SET imm_4 CLR imm_4		SR.bit<imm_4> = 1 depend on processor mode SR.bit<imm_4> = 0 depend on processor mode		O	O	O	O
<b>Synchronize</b>			SYNC		Synchronize for critical section handle		O	O	O	O

\* All immediate values use signed number except Shift Operations, SET, CLR, HALT, SWI and GETC/EXEC.

\* T : AE32000C-Tiny

\* L : AE32000C-Lucida/AE32000C-Lucifer

\* LD : AE32000C-Lucida/AE32000C-Lucifer with DSP

\* E : AE32000C-Empress