

# ADChips® AE32000 Instruction Set

## Quick Reference Card

Key to Tables									
%Rc	Shift count register (GPR)								
%Ri	Index register (GPR)								
%Rs	Source register (GPR)								
%Rd	Destination register (GPR)								
imm	Immediate value (Maximum 32bit)								
imm#	Immediate value (Maximum #bit)								
<label>	Assembler label								
/	Exclusively used								
	Concatenation								
@unit	at unit								
C	Carry flag								
[address]	32bit data from address								
Operation		V	Assembler						
Move	Move with add from GPR to MH from GPR to ML from MH to GPR from ML to GPR from GPR to MRE from MRE to GPR from GPR to CR0 from GPR to CR1 from CR0 to GPR from CR1 to GPR imm to GPR		MOV %Rs, %Rd LEA (%Rs/%SP, imm), %Rd/%SP MTMH %Rs MTML %Rs MFMH %Rd MFML %Rd MTMRE %Rs MFMRE %Rd MTCR0 %Rs MTCR1 %Rs MFCCR0 %Rd MFCCR1 %Rd LDI imm, %Rd	SR Mod.	Action	T	L	LD	E
Arithmetic	Add with short immediate with carry Subtract with carry		ADD %Rs/imm, %Rd ADDQ imm5, %Rd ADC %Rs/imm, %Rd SUB %Rs/imm, %Rd SBC %Rs/imm, %Rd	C Z S V	%Rd = %Rd + %Rs/imm %Rd = %Rd + imm_5 %Rd = %Rd + %Rs/imm + C %Rd = %Rd - %Rs/imm %Rd = %Rd - %Rs/imm - C		O O	O O	
Logical	Test AND OR XOR NOT		TST %Rs1/imm, %Rs2 AND %Rs/imm, %Rd OR %Rs/imm, %Rd XOR %Rs/imm, %Rd NOT %Rd	Z S	Update SR flag on %Rs1 AND %Rs2 %Rd = %Rd AND %Rs/imm %Rd = %Rd OR %Rs/imm %Rd = %Rd XOR %Rs/imm %Rd = bit inverse(%Rd)		O O	O O	
Compare	Compare with short immediate		CMP %Rs1/imm, %Rs2 CMPQ imm5, %Rs	C Z S V	Update SR flag on %Rs2 - %Rs1 Update SR flag on %Rs - imm5		O O	O O	
Shift	Arithmetic shift right Logical shift right Arithmetic shift left Set shift left		ASR %Rc/imm_5, %Rd LSR %Rc/imm_5, %Rd ASL %Rc/imm_5, %Rd SSL %Rc/imm_5, %Rd	C Z S	{(%Rc/imm_5)(Sign(%Rd)), %Rd >> (%Rc/imm_5)} {(%Rc/imm_5)(0), %Rd >> (%Rc/imm_5)} {%Rd << (%Rc/imm_5), (%Rc/imm_5)(0)} {%Rd << (%Rc/imm_5), (%Rc/imm_5)(1)}		O O	O O	
Multiply	Multiply accumulate unsigned		MUL %Rs/imm, %Rd MAC %Rs1/imm, %Rs2 MULU %Rs/imm, %Rd		%MH %ML = %Rs * %Rd, %Rd = %ML %MH %ML = (%Rs1 * %Rs2) + %MH %ML %MH %ML = unsigned(%Rs * %Rd), %Rd = %ML		O O	O O	

<b>Misc</b>	Extension from byte to word	EXTB	%Rd	Z	S	SignExtent(%Rd[7:0])	O	O	O	O
	Extension from short to word	EXTS	%Rd	Z	S	SignExtent(%Rd[15:0])				
	Convert from word to byte	CVB	%Rd	Z	S	%Rd = %Rd AND 0xff				
	Convert from word to short	CVS	%Rd	Z	S	%Rd = %Rd AND 0xffff				
	Count leading zero	CNT0	%Rs	Z		%R0 = number of leading zeroes in %Rs				
	Count leading one	CNT1	%Rs	Z		%R0 = number of leading ones in %Rs				
<b>DSP Acceleration</b>	MAC Word	MAC	%Rs1/imm, %Rs2			Reference AE32000-isa-rm_ko.pdf				
	Short SIMD	MACS	%Rs1/imm, %Rs2							
	Byte SIMD	MACB	%Rs1/imm, %Rs2							
	Multiple Sum of Product (Short)	MSOPS	%Rs1/imm, %Rs2							
	Multiple Sum of Product (Byte)	MSOPB	%Rs1/imm, %Rs2							
	Saturate Add Word	SADD	%Rs/imm, %Rd							
	Short (signed)	SADDS	%Rs/imm, %Rd							
	Short (unsigned)	SADUS	%Rs/imm, %Rd							
	Byte (signed)	SADDB	%Rs/imm, %Rd							
	Byte (unsigned)	SADUB	%Rs/imm, %Rd							
	Unpack Short to high	UNKHS	%Rsrc_grp, %Rd							
	Short to low	UNKLS	%Rsrc_grp, %Rd							
	Byte from 0 to high	UNK0HS	%Rsrc_grp, %Rd							
	Byte from 0 to low	UNK0LS	%Rsrc_grp, %Rd							
	Byte from 1 to high	UNK1HS	%Rsrc_grp, %Rd							
	Byte from 1 to low	UNK1LS	%Rsrc_grp, %Rd							
	Byte from 2 to high	UNK2HS	%Rsrc_grp, %Rd							
	Byte from 2 to low	UNK2LS	%Rsrc_grp, %Rd							
	Byte from 3 to high	UNK3HS	%Rsrc_grp, %Rd							
	Byte from 3 to low	UNK3LS	%Rsrc_grp, %Rd							
	Average SIMD Short	AVGS	%Rs/imm, %Rd							
	SIMD Byte	AVGB	%Rs/imm, %Rd							
	Rotate Left	ROL	imm, %Rd							
	Right	ROR	imm, %Rd							
	Minum	MIN	%Rs/imm, %Rd							
	Maximum	MAX	%Rs/imm, %Rd							
	Absolute Value	ABS	%Rd							
	Fixed Point Multiply Result Shift	MRS	imm, %Rd							
<b>Branch</b>	Jump	JMP	<label>			PC = address of <Label>	O	O	O	O
	and link	JAL	<label>			LR = PC, PC = address of <Label>				
	on overflow clear	JNV	<label>			if (V == 0) PC = address of <Label>				
	on overflow set	JV	<label>			if (V == 1) PC = address of <Label>				
	on sign clear / positive or zero	JP	<label>			if (S == 0) PC = address of <Label>				
	on sign set / negative	JM	<label>			if (S == 1) PC = address of <Label>				
	on non-zero / not equal	JNZ	<label>			if (Z == 0) PC = address of <Label>				
	on zero / equal	JZ	<label>			if (Z == 1) PC = address of <Label>				
	on carry clear / unsigned higher or equal	JNC	<label>			if (C == 0) PC = address of <Label>				
	on carry set / unsigned lower	JC	<label>			if (C == 1) PC = address of <Label>				
	on signed greater	JGT	<label>			if ((Z+S^V) == 0) PC = address of <Label>				
	on signed less	JLT	<label>			if ((S^V) == 1) PC = address of <Label>				
	on signed greater or equal	JGE	<label>			if ((S^V) == 0) PC = address of <Label>				

	on signed less or equal on unsigned higher on unsigned lower or equal register indirect register indirect and link to link register	JLE <label> JHI <label> JLS <label> JR %Rs JALR %Rs JPLR		if ((Z+S^V) == 1) PC = address of <Label> if ((C+Z) == 0) PC = address of <Label> if ((C+Z) == 1) PC = address of <Label> PC = %Rs LR = PC, PC = %Rs PC = LR			
<b>Load</b>	Word Byte signed Half word (short) signed Auto Incremental Pop	LD (%Ri/%SP, imm), %Rd LDBU (%Ri/%SP, imm), %Rd LDB (%Ri/%SP, imm), %Rd LDSU (%Ri/%SP, imm), %Rd LDS (%Ri/%SP, imm), %Rd LDAU CRNO, %Ri, %Rd POP <reg list>		%Rd = [%Ri/%SP + imm] %Rd = ZeroExtent[Byte from (%Ri/%SP + imm)] %Rd = SignExtent[Byte from (%Ri/%SP + imm)] %Rd = ZeroExtent[Short from (%Ri/%SP + imm)] %Rd = SignExtent[Short from (%Ri/%SP + imm)] %Rd = [%Ri + offset@CRNO] while (all regs in reg list is popped) <lower num unpoped register in reg list> = [%SP], SP = SP + 4	△	△	O O
<b>Load Multiple</b>	Word Byte Half word (short) Auto Incremental Push	ST %Rs, (%Ri/%SP, imm) STB %Rs, (%Ri/%SP, imm) STS %Rs, (%Ri/%SP, imm) STAU CRNO, %Ri, %Rs PUSH <reg list>		[%Ri/%SP + imm] = %Rs [%Ri/%SP + imm][7:0] = %Rs[7:0] [%Ri/%SP + imm][15:0] = %Rs[15:0] [%Ri + offset@CRNO] = %Rs while (all regs in reg list is popped) [%SP = %SP - 4] = <higher num unpushed register in reg list>	△	△	O O
<b>Store</b>	Word Byte Half word (short) Auto Incremental Push	ST %Rs, (%Ri/%SP, imm) STB %Rs, (%Ri/%SP, imm) STS %Rs, (%Ri/%SP, imm) STAU CRNO, %Ri, %Rs PUSH <reg list>		[%Ri/%SP + imm] = %Rs [%Ri/%SP + imm][7:0] = %Rs[7:0] [%Ri/%SP + imm][15:0] = %Rs[15:0] [%Ri + offset@CRNO] = %Rs while (all regs in reg list is popped) [%SP = %SP - 4] = <higher num unpushed register in reg list>	△	△	O O
<b>Coprocessor</b>	Instruction Move to GPR from coproc Move to coproc from GPR Load Store Check status bit in coproc Exception on coprocessor status	CPCMD coprocessor command MVFC %Rs@CP MVTc %Rd@CP LDC (%R0/%SP, imm), %Rd@CP STC %Rs@CP, (%R0/%SP, imm) GETC imm_4 EXEC imm_4	Z Z	Send instruction(imm) to coprocessor %R0 = %Rs@CP %Rd@CP = %R0 %Rd@CP = [%R0/%SP + imm] [%R0/%SP + imm] = %Rs@CP SR.zero_flag = %SR.bit<imm_4>@CP if (SR.zero_flag = %SR.bit<imm_4>@CP) CPEXEC occur	O O	O O	O O
<b>NOP</b>	No Operation	NOP		Bubble Cycle instruction	O O	O O	O O
<b>Soft Interrupt</b>	Software Interrupt	SWI imm_4		Software interrupt processor exception	O O	O O	O O
<b>STEP</b>		STEP		Sing step debugging	X	O O	X
<b>Halt</b>		HALT imm_4		Halt for low power	O O	O O	O O
<b>Breakpoint</b>		BRKPT		Prefetch abort and enter debug state	X	O O	X
<b>SR control</b>	Set a bit in SR Clear a bit in SR	SET imm_4 CLR imm_4		SR.bit<imm_4> = 1 depend on processor mode SR.bit<imm_4> = 0 depend on processor mode	O O	O O	O O
<b>Synchronize</b>		SYNC		Synchronize for critical section handle	O O	O O	O O

\* All immediate values use signed number except Shift Operations, SET, CLR, HALT, SWI and GETC/EXEC.

\* T : AE32000C-Tiny

\* L : AE32000C-Lucida/AE32000C-Lucifer

\* LD : AE32000C-Lucida/AE32000C-Lucifer with DSP

\* E : AE32000C-Empress